

7-28-04

ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention	High Voltage Circuits Implemented Using Low Voltage Transistors
-------------------------------	--

Application Number :
Confirmation Number:
First Named Applicant: Sanish JACOB
Attorney Docket Number: TI-37611
Art Unit:
Examiner:
Search string: (4704547).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
<i>JA</i>	1	4704547	1987-11-03	Kirsch			

Signature

Examiner Name	Date
<i>Dr. Jackson</i>	11-7-07

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

A circular stamp from the Intellectual Property Office (IPO) dated AUG 03 2004. The text "IPO" is at the top, "AUG 03 2004" is in the center, and "INTELLECTUAL PROPERTY OFFICE" is at the bottom.[illegible][illegible]

Examiner Signature	<i>[Signature]</i>	Date Considered	11-7-07
-----------------------	--------------------	--------------------	---------

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.



Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box → +

PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<p>Substitute for form 1449B/PTO</p> <h2 style="text-align: center;">INFORMATION DISCLOSURE STATEMENT BY APPLICANT</h2> <p style="text-align: center;">(use as many sheets as necessary)</p>		<p style="text-align: center;">Complete If Known</p> <table border="1" style="width: 100%; border-collapse: collapse;"><tr><td style="width: 50%;">Application Number</td><td>10/710,692</td></tr><tr><td>Filing Date</td><td>July 28, 2004</td></tr><tr><td>First Named Inventor</td><td>Sanish koshy jacob</td></tr><tr><td>Group Art Unit</td><td>UNASSIGNED</td></tr><tr><td>Examiner Name</td><td>UNASSIGNED</td></tr><tr><td>Attorney Docket Number</td><td>TI-37611</td></tr></table>		Application Number	10/710,692	Filing Date	July 28, 2004	First Named Inventor	Sanish koshy jacob	Group Art Unit	UNASSIGNED	Examiner Name	UNASSIGNED	Attorney Docket Number	TI-37611
Application Number	10/710,692														
Filing Date	July 28, 2004														
First Named Inventor	Sanish koshy jacob														
Group Art Unit	UNASSIGNED														
Examiner Name	UNASSIGNED														
Attorney Docket Number	TI-37611														
Sheet	2	of	2												

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		Hector Sanchez, Joshua Siegel, Carmine Nicoletta, James .p and Nissen ,jose Alvarez, "A Versatile 3.3/2.5/1.8-V CMOS I/O Driver Built in a 0.2-um ,3.5-nm Tox, 1.8-V CMOS Technology " in IEEE Journal of Solid State Circuits Vol 34. pp. 1501-1511, No.11, November 1999.	
		Changsik Yoo, Min -Kyu Kim , and Wonchan kim , " A Static Power Saving TTL-to -CMOS Input buffer " in IEEE Journal of Solid State Circuits. Vol 30, pp. 616- 620, No. 5, may 1995.	

Examiner Signature 	Date Considered 11-7-07
--	-------------------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.